This paper presents the switching characteristics of an inverter circuit using a ferroelectric field effect transistor, FeFET. The propagation delay time characteristics, τ phl and τ plh are presented along with the output voltage rise and fall times, τ rise and τ fall . The propagation delay is the time-delay between the V 50% transitions of the input and output voltages. The rise and fall times are the times required for the output voltages to transition between the voltage levels V 10% and V 90% . Comparisons are made between the MOSFET inverter and the ferroelectric transistor inverter.
Introduction
A ferroelectric transistor is just a traditional MOSFET with an additional ferroelectric layer between the gate and the oxide and thus has different characteristics than that of a traditional MOSFET. This paper presents the switching characteristics of a ferroelectric transistor inverter using a FeFET. Empirical Data was taken while varying parameters such as resistance, frequency, input voltage, and pulse width. The timing characteristics are presented along with the input and output characteristics. Comparisons are made between the traditional MOSFET and the FeFET.
FeFET Inverter
The FeFET Inverter circuit is modeled as shown in Figure 1 . The circuit is identical to a resistive load inverter circuit with a FeFET replacing the MOSFET [3] . The FeFET that was used in the circuit was supplied by Joe Evans of Radiant Technologies, Inc, Albuquerque, New Mexico. The transistor contains a 100 nm Ti layer, 200 nm Pt bottom gate electrode, 300 nm PZT ferroelectric layer, and 40 nm In 2 O 3 film [6, 7] . The channel is 400 um wide and 4 um long.
By definition, τ phl is the propagation time delay for the output voltage to fall from V OH to the V 50% level. Similarly, τ plh is the propagation time delay for the output to rise from V OL to the V 50% level [5] . The rise time is defined as the time required for the output voltage to rise from the V 10% level to the V 90% level whereas the fall time is the time required for the output voltage to drop from the V 90% level to the V 10% level [4] .
FeFET Inverter Switching Characteristics and Analysis
The first part of the data collection deals with having the frequency fixed at 1 kHz while varying the resistance from 3 k to 120 k . The input voltage was fixed at 4 volts peak to peak and V DD set equal to 4 volts. The results are shown below in Fig. 2 .
Using the collected data along with equations 1-3, a graphical representation of the delay times for the FeFET can be obtained. Figures 3 and 4 display the output voltages versus time to illustrate the effect of time delays for the ferroelectric transistor.
The shape of both curves matches that of the typical inverter circuit which proves that the circuit acts as an inverter. Also, it is important to note that as the resistance gets larger, the rise time increases but the fall time remains pretty consistent. This is due to the effect that the time constant is proportional to the rise time such that as the resistance increases, the rise time also increases. The fall time is not affected by the time constant thus it remains unchanged. Also, V OL for a MOSFET is typically closer to zero volts and here, the FeFET is right around one volt.
Using the same V in and V DD values as before, the propagation delay times are to be collected while varying the frequency values from 10 Hz to 140kHz at a fixed resistance of 5 k . The results are shown below in Fig. 5 .
One other difference is that the transistor turns on and off with the polarization of the ferroelectric material as opposed to the MOSFET and thus gives a different output when varying the frequency as shown in Figure 5 above. The propagation switching characteristics associated with the FeFET inverter circuit was studied while varying the input voltage. The resistance was kept at 10 kΩ and the frequency at 1kHz since these are the optimal values of resistance and frequency for the inverter circuit due to the polarizing effects. V in and V DD is still at 4volts peak to peak and the results are shown in Fig. 6 . Also studied was varying the pulse widths with the same optimal values for frequency and resistance as in the input voltage variation case while using the same values for V DD . The results are shown in Fig. 7 .
Other FeFET Inverter Characteristics
Even though the primary purpose of this paper was to describe the switching characteristics of the ferroelectric inverter, there are some other unique characteristics that need to be mentioned. Experimental data reveal that the ferroelectric layer in the transistor provides a hysteresis effect as shown in Figs 8 and 9 . This effect shows that any input can produce a different output depending on what the previous inputs were. The input voltage was set at 1 volt and V DD set to 4 volts with a resistance of 10kΩ. Data was taken as the input varied in 1 volt increments starting at −5 V to −4 V and reaching 7 V to 8 V and then decreasing back to the initial input voltage for both V OL and V OH .
Another unique characteristic is the polarization effect due to the ferroelectric layer which demonstrates that the circuit behaves differently whether the input voltage is positive or negative. When the input voltage is positive the circuit behaved as an inverter unlike when the input voltage is negative. Nonlinearity is another key characteristic associated with the ferroelectric transistor inverter.
Conclusion
There are many uses for ferroelectric materials, one of the most widely known is the use for digital memory devices. The switching characteristics were measured and found to be very similar to a typical inverter circuit. However, ferroelectric devices also have unique characteristics for the use in inverter circuits such as their polarization, hysteresis and nonlinearity [2] . Using a FeFET with different channel width and length could give somewhat different switching characteristics [1] . The ferroelectric transistors used were not optimized for switching speed. Varying the frequency, resistance, input voltage, and pulse width all give a different result in timing characteristics. Future research would include developing a model along with a system of equations for the FeFET inverter circuit.
